



# **MCP4Y10-Nxxx Twin-port 2x400Gb/s OSFP to 2x400Gb/s OSFP Passive DAC Product Specifications**

# Table of Contents

|          |                                                             |           |
|----------|-------------------------------------------------------------|-----------|
| <b>1</b> | <b>Introduction .....</b>                                   | <b>3</b>  |
| 1.1      | Key Features.....                                           | 3         |
| 1.2      | Applications .....                                          | 4         |
| <b>2</b> | <b>Overview .....</b>                                       | <b>5</b>  |
| <b>3</b> | <b>Pin Descriptions .....</b>                               | <b>6</b>  |
| 3.1      | OSFP Pin Description .....                                  | 6         |
| 3.1.1    | OSFP Module Pad Layout .....                                | 7         |
| <b>4</b> | <b>Specifications .....</b>                                 | <b>8</b>  |
| 4.1      | Absolute Maximum Specifications.....                        | 8         |
| 4.2      | Environmental Specifications.....                           | 8         |
| 4.3      | Operational Specifications .....                            | 8         |
| 4.4      | Electrical Specifications.....                              | 8         |
| 4.5      | OSFP Memory Map .....                                       | 9         |
| 4.6      | Mechanical Specifications .....                             | 10        |
| 4.6.1    | Minimum Bend Radius .....                                   | 10        |
| 4.6.2    | Assembly Bending Radius .....                               | 11        |
| 4.6.3    | Mechanical Drawings .....                                   | 12        |
| 4.6.3.1  | Option 1: Finned Top.....                                   | 12        |
| 4.6.3.2  | Option 2: Flat Top.....                                     | 13        |
| 4.6.3.3  | Option 3: Finned Top.....                                   | 14        |
| 4.7      | Labels.....                                                 | 14        |
| 4.7.1    | Backshell Label.....                                        | 14        |
| 4.7.1.1  | Backshell Label Legend .....                                | 15        |
| 4.7.2    | Cable Jacket Label (Middle of Cable).....                   | 15        |
| 4.8      | Regulatory Compliance and Classification .....              | 16        |
| 4.9      | FCC Class A Notice .....                                    | 16        |
| 4.10     | Cabling Information .....                                   | 16        |
| 4.10.1   | Handling Precautions and Electrostatic Discharge (ESD)..... | 16        |
| 4.10.2   | Cable Management Guidelines .....                           | 17        |
| <b>5</b> | <b>Ordering Information.....</b>                            | <b>18</b> |
| <b>6</b> | <b>Document Revision History .....</b>                      | <b>19</b> |

---

# 1 Introduction

NVIDIA® MCP4Y10 is an 2x400Gb/s twin-port OSFP (Octal Small Formfactor Pluggable) to 2x400Gb/s twin-port OSFP Direct Attached Copper cable (DAC).

DAC cables are the lowest-cost, lowest-latency, near zero power consuming, high-speed links available due to their simplicity of design and minimal components. Using the Octal Small Formfactor Plug (OSFP) and containing eight high-speed electrical copper pairs, each operating at data rates of up to 100Gb/s.

The DAC firmware supports both InfiniBand and Ethernet and is automatically enabled depending on the protocol of the switch attached to. EEPROMs provide product configuration information to be read by the host. Every cable length is tuned to reduce internal signal noise and back reflections.

NVIDIA's cable solutions provide power-efficient connectivity enabling higher port bandwidth, density and configurability at a low cost and reduced power requirement in the data centers. Rigorous cable production testing ensures best out-of-the-box installation experience, performance, and durability.



Images are for illustration purposes only. Product labels, colors, and lengths may vary.

## 1.1 Key Features

- 2x400Gb/s data rate
- Based on 8-channels of 100G-PAM4 modulation
- 0.5, 1, 1.5, and 2-meter lengths
- SFF-8665 compliant
- Operating case temperature 0-70°C
- Single 3.3V supply voltage
- Hot pluggable
- RoHS compliant

- LSZH (Low Smoke Zero Halogen) jacket
- LF (Lead Free) HF (Halogen Free) PCB
- [OSFPxmsa.org](https://www.OSFPxmsa.org) based
- SFF-8636 compliant I<sup>2</sup>C management interface


## 1.2 Applications

- 2x400Gb/s Quantum-2 InfiniBand or Spectrum-4 Ethernet switch-to-switch and switch-to-DGX-H100

## 2 Overview

The main use for the MCP4Y10 is to link together two twin-port, OSFP-based Quantum-2 InfiniBand or Spectrum-4 Ethernet switches to each other up to 2-meters with both ends being finned-top connectors. OSFP flat top (designated -FLT in the part number) cable ends are available for liquid-cooled switches and DGX H100 systems with a flat top for the DGX H100 and finned top connector for the InfiniBand or Ethernet switch. Thin 30AWG wire gauge is used for 0.5m to 2m for easy bending.

Use case illustration:



## 3 Pin Descriptions

The device is compliant with the Specification for OSFP (Octal Small Form Factor Pluggable) Modules, Rev. 1.12, see [www.osfpmsa.org](http://www.osfpmsa.org).


The pin assignment for the electrical (host) interface is shown below.

### 3.1 OSFP Pin Description

| Pin | Symbol      | Description                         | Pin | Symbol     | Description                         |
|-----|-------------|-------------------------------------|-----|------------|-------------------------------------|
| 1   | GND         | Ground                              | 31  | GND        | Ground                              |
| 2   | Tx2p        | Transmitter Non-Inverted Data Input | 32  | Rx2p       | Receiver Non-Inverted Data Output   |
| 3   | Tx2n        | Transmitter Inverted Data Input     | 33  | Rx2n       | Receiver Inverted Data Output       |
| 4   | GND         | Ground                              | 34  | GND        | Grounds                             |
| 5   | Tx4p        | Transmitter Non-Inverted Data Input | 35  | Rx4p       | Receiver Non-Inverted Data Output   |
| 6   | Tx4n        | Transmitter Inverted Data Input     | 36  | Rx4n       | Receiver Inverted Data Output       |
| 7   | GND         | Ground                              | 37  | GND        | Ground                              |
| 8   | Tx6p        | Transmitter Non-Inverted Data Input | 38  | Rx6p       | Receiver Non-Inverted Data Output   |
| 9   | Tx6n        | Transmitter Inverted Data Input     | 39  | Rx6n       | Receiver Inverted Data Output       |
| 10  | GND         | Ground                              | 40  | GND        | Ground                              |
| 11  | Tx8p        | Transmitter Non-Inverted Data Input | 41  | Rx8p       | Receiver Non-Inverted Data Output   |
| 12  | Tx8n        | Transmitter Inverted Data Input     | 42  | Rx8n       | Receiver Inverted Data Output       |
| 13  | GND         | Ground                              | 43  | GND        | Ground                              |
| 14  | SCL         | 2-wire serial interface clock       | 44  | INT / RSTn | Module Interrupt / Module Reset     |
| 15  | VCC         | +3.3V Power                         | 45  | VCC        | +3.3V Power                         |
| 16  | VCC         | +3.3V Power                         | 46  | VCC        | +3.3V Power                         |
| 17  | LPWn / PRSn | Low-Power Mode / Module Present     | 47  | SDA        | 2-wire Serial interface data        |
| 18  | GND         | Ground                              | 48  | GND        | Ground                              |
| 19  | Rx7n        | Receiver Inverted Data Output       | 49  | Tx7n       | Transmitter Inverted Data Input     |
| 20  | Rx7p        | Receiver Non-Inverted Data Output   | 50  | Tx7p       | Transmitter Non-Inverted Data Input |
| 21  | GND         | Ground                              | 51  | GND        | Ground                              |
| 22  | Rx5n        | Receiver Inverted Data Output       | 52  | Tx5n       | Transmitter Inverted Data Input     |
| 23  | Rx5p        | Receiver Non-Inverted Data Output   | 53  | Tx5p       | Transmitter Non-Inverted Data Input |
| 24  | GND         | Ground                              | 54  | GND        | Ground                              |

| Pi<br>n | Symbol | Description                       | Pi<br>n | Symbol | Description                         |
|---------|--------|-----------------------------------|---------|--------|-------------------------------------|
| 25      | Rx3n   | Receiver Inverted Data Output     | 55      | Tx3n   | Transmitter Inverted Data Input     |
| 26      | Rx3p   | Receiver Non-Inverted Data Output | 56      | Tx3p   | Transmitter Non-Inverted Data Input |
| 27      | GND    | Ground                            | 57      | GND    | Ground                              |
| 28      | Rx1n   | Receiver Inverted Data Output     | 58      | Tx1n   | Transmitter Inverted Data Input     |
| 29      | Rx1p   | Receiver Non-Inverted Data Output | 59      | Tx1p   | Transmitter Non-Inverted Data Input |
| 30      | GND    | Ground                            | 60      | GND    | Ground                              |

### 3.1.1 OSFP Module Pad Layout



---

## 4 Specifications

### 4.1 Absolute Maximum Specifications

Absolute maximum ratings are those beyond which damage to the device may occur.

Between the operational specifications and absolute maximum ratings, prolonged operation is not intended and permanent device degradation may occur.

| Parameter             | Min  | Max | Max |
|-----------------------|------|-----|-----|
| Supply Voltage        | -0.3 | 3.6 | V   |
| Data Input Voltage    | -0.3 | 3.6 | V   |
| Control Input Voltage | -0.3 | 3.6 | V   |

### 4.2 Environmental Specifications

This table shows the environmental specifications for the product.

| Parameter           | Min | Max | Units |
|---------------------|-----|-----|-------|
| Storage Temperature | -40 | 85  | °C    |

### 4.3 Operational Specifications

This section shows the range of values for normal operation.

| Parameter                   | Min   | Typ | Max   | Units |
|-----------------------------|-------|-----|-------|-------|
| Supply Voltage (Vcc)        | 3.135 | 3.3 | 3.465 | V     |
| Power Consumption           | --    | --  | 0.1   | W     |
| Operating Case Temperature  | 0     |     | 70    | °C    |
| Operating Relative Humidity | 5     |     | 85    | %     |

### 4.4 Electrical Specifications

| Parameter                | Min | Typ | Max | Units | Note        |
|--------------------------|-----|-----|-----|-------|-------------|
| Characteristic impedance | 90  | 100 | 110 | Ω     |             |
| Time propagation delay   | --  | --  | 4.5 | ns/m  | Informative |



## 4.5 OSFP Memory Map

| Page 00<br>Addr. | Register Name                | Value and Description                                                                              |                   |                       |                      |
|------------------|------------------------------|----------------------------------------------------------------------------------------------------|-------------------|-----------------------|----------------------|
| 0                | SFF8024 Identifier           | 19h: OSFP form factor 8x pluggable transceiver                                                     |                   |                       |                      |
| 1                | CMIS Revision Compliance     | 50h: CMIS Rev 5.0                                                                                  |                   |                       |                      |
| 2                | Memory Model,<br>MciMaxSpeed | 80h: Flat memory (no paging), no CLEI, max 400 kHz TWI (I2C) frequency                             |                   |                       |                      |
| 3                | Global status                | 07h: Module Ready, Interrupt not asserted                                                          |                   |                       |                      |
| 04 - 84          | Lanes and flags              | 00h: No lane flags, no DDM flags                                                                   |                   |                       |                      |
| 85               | Media Type                   | 03h: Passive Copper                                                                                |                   |                       |                      |
| 86 - 117         |                              | Application Descriptors (8 x 4 bytes) numbered 1...8                                               |                   |                       |                      |
| 86 - 89          |                              | Application Descriptor 1                                                                           |                   |                       |                      |
| 86               | Host IF                      | 32h: InfiniBand NDR, 2 ports                                                                       |                   |                       |                      |
| 87               | Media IF                     | 01h: Copper Cable                                                                                  |                   |                       |                      |
| 88               | Host lane count              | 7-4 Host Lane count\ 3-0 Media Lane Count: 44h: 4 host lanes + 4 media lanes                       |                   |                       |                      |
| 89               | Host Lane Assignment 0       | 01h: the Application is allowed on the host lane w bit = 1. Bits 0-7 correspond to host lanes 1-8. |                   |                       |                      |
|                  |                              |                                                                                                    |                   |                       |                      |
| Start Address    | Application Descriptor       | Host IF                                                                                            | Media IF          | Host/Media Lane cnt   | Host Lane Assignment |
| 86 - 89          | 1                            | 32h: InfiniBand NDR, 2 ports                                                                       | 01h: Copper Cable | 44h: 4 host + 4 media | 11h: Lane 1 and 5    |
| 90 - 93          | 2                            | 2Ch: IB SDR (4x two ports)                                                                         | 01h               | 44h                   | 11h                  |
| 94 - 97          | 3                            | 49h: Eth 800GBASE-CR8 (8x one port)                                                                | 01h               | 88h                   | 01h                  |
| 98 - 101         | 4                            | 48h: Eth 400GBASE-CR4 (4x two ports)                                                               | 01h               | 44h                   | 11h                  |
| 102 -105         | 5                            | 47h: 200GBASE-CR2 (four ports)                                                                     | 01h               | 22h                   | 55h                  |
| 106 - 109        | 6                            | 46h: 100GBASE-CR1 (eight ports)                                                                    | 01h               | 11h                   | FFh                  |
| 110 -113         | 7                            | 1Dh: 400GBASE-CR8 (one port)                                                                       | 01h               | 88h                   | 01h                  |
| 114 - 117        | 8                            | 1Ch: 200GBASE-CR4 (two ports)                                                                      | 01h               | 44h                   | 11h                  |
|                  |                              |                                                                                                    |                   |                       |                      |
| 118 - 121        | Password Chg Entry           | New password value                                                                                 |                   |                       |                      |
| 122 - 125        | Password Entry               | Password value                                                                                     |                   |                       |                      |
| 126              | Bank Select Byte             |                                                                                                    |                   |                       |                      |
| 127              | Page Select Byte             |                                                                                                    |                   |                       |                      |

| Page 00<br>Addr. | Register Name       | Value and Description                                                                                                                                            |
|------------------|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 128              | SFF8024 Identifier  | 19h: OSFP form factor 8x pluggable transceiver (same as addr 00)                                                                                                 |
| 129 - 144        | VendorName          | Vendor name (ASCII), padded w spaces: 'NVIDIA '                                                                                                                  |
| 145              | VendorOUI           | Nvidia OUI: 48h, B0h, 2Dh                                                                                                                                        |
| 148 - 163        | VendorPN            | Part number: 'MCP4Y10-N0xx-M '                                                                                                                                   |
| 164 - 165        | VendorRev           | Revision                                                                                                                                                         |
| 166 - 181        | VendorSN            | Serial number                                                                                                                                                    |
| 182 - 189        | DateCode            | Date code, (YYMMDD__)                                                                                                                                            |
| 200 - 201        | Power Class         | 00h: Power Class 1, 07h: max power in units of 0.25 W                                                                                                            |
| 202              | Link Length         | Cable Length (m), 7-6: multiplier x value in bits 5-0 (00 = multiplier of .1 \ 01 = multiplier of 1\10 = multiplier of 10\11 = multiplier of 100), e.g. 41h: 1 m |
| 203              | Connector Type      | Connector Type (SFF-8024) 23h: No separable connector                                                                                                            |
| 204 - 207        | Attenuation         | Cable attenuation at 5, 7, 12.9, 25.8 GHz                                                                                                                        |
| 210              | Media Lane Info     | 00h: all near end lanes are implemented                                                                                                                          |
| 211              | Far End Config.     | 02h: all 8 lanes are lane group a.                                                                                                                               |
| 212              | Media IF Technology | 0Ah: Copper cable, unequalized                                                                                                                                   |
| 222              | PageChecksum        | Checksum of bytes 128-221 (low order 8 bits)                                                                                                                     |
| 223 - 255        | Custom Info         | Custom data including traceability info                                                                                                                          |

## 4.6 Mechanical Specifications

| Parameter        | Value                                |     | Units |
|------------------|--------------------------------------|-----|-------|
| Diameter         | 30AWG: 7.2 ±0.03<br>26AWG: 8.9 ±0.03 |     | mm    |
| Length tolerance | length < 2 m                         | ±25 | mm    |
|                  | length ≥ 2 m                         | ±50 |       |

### 4.6.1 Minimum Bend Radius

| OPN          | Length (m) | AWG (mm)        | Cable Diameter | Min bend radius R (mm) | Assembly Space L** (mm) |
|--------------|------------|-----------------|----------------|------------------------|-------------------------|
| MCP4Y10-N00A | 0.50       | 30AWG, 2x8pairs | 7.2            | 72                     | 135                     |
| MCP4Y10-N00A | 0.75       | 30AWG, 2x8pairs | 7.2            | 72                     | 135                     |


| OPN          | Length (m) | AWG (mm)        | Cable Diameter | Min bend radius R (mm) | Assembly Space L** (mm) |
|--------------|------------|-----------------|----------------|------------------------|-------------------------|
| MCP4Y10-N00A | 1.0        | 30AWG, 2x8pairs | 7.2            | 72                     | 135                     |
| MCP4Y10-N00A | 1.5        | 30AWG, 2x8pairs | 7.2            | 72                     | 135                     |
| MCP4Y10-N00A | 2.0        | 26AWG, 2x8pairs | 8.9            | 89                     | 156                     |

The minimum assembly bending radius (close to the connector) is 10x the cable's outer diameter. The repeated bend (far from the connector) is also 10x the cable's outer diameter. The single bend (far from the connector) is 5x the cable's outer diameter.

\*\*Combined end' is the 'head' where the cables join together, inserted into the switch. 'Single end' is the 'tail' which plugs into the HCA/NIC in a server.


L = Assembly Space. Minimum value depends on the backshell (connector housing) dimensions = the space for the cable assembly behind the rack door.

## 4.6.2 Assembly Bending Radius




## 4.6.3 Mechanical Drawings


### 4.6.3.1 Option 1: Finned Top



#### 4.6.3.2 Option 2: Flat Top




### 4.6.3.3 Option 3: Finned Top



## 4.7 Labels

### 4.7.1 Backshell Label

The following label is applied on the cable's backshell. Note that the images are for illustration purposes only. Labels look and placement may vary.



Images are for illustration purposes only. Product labels, colors, and form may vary.

#### 4.7.1.1 Backshell Label Legend

| Symbol                                                                              | Meaning               | Notes                                                        |
|-------------------------------------------------------------------------------------|-----------------------|--------------------------------------------------------------|
| PN – Part Number                                                                    |                       |                                                              |
| xx                                                                                  | Length                | Meters                                                       |
| yy                                                                                  | Cable gauge           | American wire gauge                                          |
| SN – Serial Number                                                                  |                       |                                                              |
| MN                                                                                  | Manufacturer name     | 2 characters MT                                              |
| YY                                                                                  | Year of manufacturing | 2 digits                                                     |
| WW                                                                                  | Week of manufacturing | 2 digits                                                     |
| MS                                                                                  | Manufacturer Site     | 2 characters                                                 |
| XXXXX                                                                               | Serial number         | 5 digits for serial number. Reset at start of week to 00001. |
| Miscellaneous                                                                       |                       |                                                              |
| ZZ                                                                                  | HW and SW revision    | 2 alpha-numeric characters                                   |
| Xm                                                                                  | Cable length          | Meters                                                       |
| XXAWG                                                                               | Cable gauge           | American wire gauge                                          |
| YYYY-MM-DD                                                                          | Year-month-day        | Year 4 digits, month 2 digits, day 2 digits                  |
| COO                                                                                 | Country of origin     | E.g., China                                                  |
|  | Quick response code   | Serial number                                                |

#### 4.7.2 Cable Jacket Label (Middle of Cable)

The following label is applied on the cable's jacket. Note that the images are for illustration purposes only. Labels look and placement may vary.



(sample illustration)



The serial number and barcode are for NVIDIA internal use only. Images are for illustration purposes only. Product labels, colors, and form may vary.

## 4.8 Regulatory Compliance and Classification

- Safety: CB, TUV, CE, EAC, UKCA
- EMC: CE, FCC, ICES, RCM, VCCI

Ask your NVIDIA FAE for a zip file of the certifications for this product.

## 4.9 FCC Class A Notice

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.



## 4.10 Cabling Information

### 4.10.1 Handling Precautions and Electrostatic Discharge (ESD)

The cable is compatible with ESD levels in typical data center operating environments and certified in accordance with the standards listed in the Regulatory Compliance Section. The product is shipped with protective caps on its connectors to protect it until the time of



installation. In normal handling and operation of high-speed cables and optical transceivers, ESD is of concern during insertion into the QSFP cage of the server/switch. Hence, standard ESD handling precautions must be observed. These include use of grounded wrist/shoe straps and ESD floor wherever a cable/transceiver is extracted/inserted. Electrostatic discharges to the exterior of the host equipment chassis after installation are subject to system level ESD requirements.

## **4.10.2 Cable Management Guidelines**

It is important to follow the instructions and information detailed [NVIDIA Cable Management Guidelines and FAQ Application Note](#) to insure proper and optimal installation of this cable and avoid physical damage.

## 5 Ordering Information

| Legacy OPN       | NVIDIA OPN       | Description                                                                      |
|------------------|------------------|----------------------------------------------------------------------------------|
| MCP4Y10-N00A     | 980-9IA0K-00N00A | NVIDIA passive copper cable, IB twin port NDR, up to 800Gb/s, OSFP, 0.5m         |
| MCP4Y10-N001     | 980-9IA0F-00N001 | NVIDIA passive copper cable, IB NDR, up to 800Gb/s, OSFP, 1m                     |
| MCP4Y10-N01A     | 980-9IA0Q-00N01A | NVIDIA passive copper cable, IB NDR, up to 800Gb/s, OSFP, 1.5m                   |
| MCP4Y10-N002     | 980-9IA0I-00N002 | NVIDIA passive copper cable, IB NDR, up to 800Gb/s, OSFP, 2m                     |
| Flat Top OPNs    |                  |                                                                                  |
| MCP4Y10-N00A-FLT | 980-9IA0L-00N00A | NVIDIA passive copper cable, IB NDR, up to 800Gb/s, OSFP, 0.5m, flat top         |
| MCP4Y10-N001-FLT | 980-9IA0G-00N001 | NVIDIA passive copper cable, IB NDR, up to 800Gb/s, OSFP, 1m, flat top           |
| MCP4Y10-N002-FLT | 980-9IA0J-00N002 | NVIDIA passive Copper cable, IB twin port NDR, up to 800Gb/s, OSFP, 2m, flat top |

---

## 6 Document Revision History

| Revision | Date      | Description                                         |
|----------|-----------|-----------------------------------------------------|
| 1.3      | Jul. 2025 | Updated the ordering information.                   |
| 1.2      | Sep. 2023 | Updated the mechanical drawings.                    |
| 1.1      | Apr. 2023 | Formatted for html on-line.                         |
| 1.0      | Dec. 2022 | Initial release. Preliminary and subject to change. |

## Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. Neither NVIDIA Corporation nor any of its direct or indirect subsidiaries and affiliates (collectively: "NVIDIA") make any representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice. Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer ("Terms of Sale"). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.

NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.

THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.



## Trademarks

NVIDIA, the NVIDIA logo, and Mellanox are trademarks and/or registered trademarks of NVIDIA Corporation and/or its affiliates in the U.S. and in other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

## Copyright

© 2026 NVIDIA Corporation & affiliates. All Rights Reserved.

