<?xml version='1.0' encoding='utf-8'?><urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9"><url><loc>https://networking-docs.nvidia.com/mfa2p10axxx25/</loc><lastmod>2025-06-05T08:31:26Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mfa2p10axxx25/pin-description</loc><lastmod>2022-08-09T08:58:46Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mfa2p10axxx25/specifications</loc><lastmod>2022-08-09T09:04:55Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mfa2p10axxx25/ordering-information</loc><lastmod>2022-08-09T09:07:46Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mfa2p10axxx25/appendix-25g-10g-multi-rate-transceiver-control</loc><lastmod>2022-08-09T09:09:32Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mfa2p10axxx25/document-revision-history</loc><lastmod>2022-08-09T09:12:19Z</lastmod></url></urlset>