<?xml version='1.0' encoding='utf-8'?><urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9"><url><loc>https://networking-docs.nvidia.com/mma1l10crspec/</loc><lastmod>2021-10-25T22:27:18Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mma1l10crspec/pin-description</loc><lastmod>2021-10-25T22:27:18Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mma1l10crspec/specifications</loc><lastmod>2021-11-16T02:39:11Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mma1l10crspec/ordering-information</loc><lastmod>2021-10-25T22:27:19Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mma1l10crspec/references</loc><lastmod>2021-10-25T22:27:19Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mma1l10crspec/appendix-optical-connector-and-patch-cable</loc><lastmod>2021-10-25T22:27:19Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mma1l10crspec/appendix-40g-operation</loc><lastmod>2021-10-25T22:27:19Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mma1l10crspec/document-revision-history</loc><lastmod>2021-11-16T02:39:11Z</lastmod></url></urlset>