<?xml version='1.0' encoding='utf-8'?><urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9"><url><loc>https://networking-docs.nvidia.com/mma2p00asspec/</loc><lastmod>2023-01-05T21:01:39Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mma2p00asspec/pin-description</loc><lastmod>2023-01-05T21:01:39Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mma2p00asspec/specifications</loc><lastmod>2023-02-13T22:50:32Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mma2p00asspec/ordering-information</loc><lastmod>2021-12-03T00:26:27Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mma2p00asspec/references</loc><lastmod>2021-12-03T00:26:27Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mma2p00asspec/appendix-25g-10g-multi-rate-transceiver-control</loc><lastmod>2021-12-03T00:26:27Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mma2p00asspec/appendix-optical-connector-and-patch-cable</loc><lastmod>2021-12-03T00:26:28Z</lastmod></url><url><loc>https://networking-docs.nvidia.com/mma2p00asspec/document-revision-history</loc><lastmod>2023-02-13T22:52:05Z</lastmod></url></urlset>